Logo
Unionpedia
Communication
Get it on Google Play
New! Download Unionpedia on your Android™ device!
Install
Faster access than browser!
 

S1 Core

Index S1 Core

S1 Core (codename Sirocco) is an open source hardware microprocessor design developed by Simply RISC. [1]

12 relations: GNU General Public License, LEON, Microprocessor, Open-source hardware, Open-source model, OpenRISC, OpenSPARC, Programmable interrupt controller, SPARC, Sun Microsystems, UltraSPARC T1, Wishbone (computer bus).

GNU General Public License

The GNU General Public License (GNU GPL or GPL) is a widely used free software license, which guarantees end users the freedom to run, study, share and modify the software.

New!!: S1 Core and GNU General Public License · See more »

LEON

LEON (from león, meaning lion) is a 32-bit CPU microprocessor core, based on the SuperSPARC SPARC-V8 RISC architecture and instruction set designed by Sun Microsystems.

New!!: S1 Core and LEON · See more »

Microprocessor

A microprocessor is a computer processor that incorporates the functions of a central processing unit on a single integrated circuit (IC), or at most a few integrated circuits.

New!!: S1 Core and Microprocessor · See more »

Open-source hardware

Open-source hardware (OSH) consists of physical artifacts of technology designed and offered by the open design movement.

New!!: S1 Core and Open-source hardware · See more »

Open-source model

The open-source model is a decentralized software-development model that encourages open collaboration.

New!!: S1 Core and Open-source model · See more »

OpenRISC

OpenRISC is a project to develop a series of open source instruction set architectures based on established reduced instruction set computing (RISC) principles.

New!!: S1 Core and OpenRISC · See more »

OpenSPARC

OpenSPARC is an open-source hardware project started in December 2005.

New!!: S1 Core and OpenSPARC · See more »

Programmable interrupt controller

In computing, a programmable interrupt controller (PIC) is a device that is used to combine several sources of interrupt onto one or more CPU lines, while allowing priority levels to be assigned to its interrupt outputs.

New!!: S1 Core and Programmable interrupt controller · See more »

SPARC

SPARC, for Scalable Processor Architecture, is a reduced instruction set computing (RISC) instruction set architecture (ISA) originally developed by Sun Microsystems.

New!!: S1 Core and SPARC · See more »

Sun Microsystems

Sun Microsystems, Inc. was an American company that sold computers, computer components, software, and information technology services and created the Java programming language, the Solaris operating system, ZFS, the Network File System (NFS), and SPARC.

New!!: S1 Core and Sun Microsystems · See more »

UltraSPARC T1

Sun Microsystems' UltraSPARC T1 microprocessor, known until its 14 November 2005 announcement by its development codename "Niagara", is a multithreading, multicore CPU.

New!!: S1 Core and UltraSPARC T1 · See more »

Wishbone (computer bus)

The Wishbone Bus is an open source hardware computer bus intended to let the parts of an integrated circuit communicate with each other.

New!!: S1 Core and Wishbone (computer bus) · See more »

References

[1] https://en.wikipedia.org/wiki/S1_Core

OutgoingIncoming
Hey! We are on Facebook now! »