13 relations: Aspect-oriented programming, C (programming language), C++, Cadence Design Systems, Design Automation Conference, Hardware verification language, Object-oriented programming, Specman, SystemVerilog, Test bench, Universal Verification Methodology, Verilog, VHDL.
In computing, aspect-oriented programming (AOP) is a programming paradigm that aims to increase modularity by allowing the separation of cross-cutting concerns.
C (as in the letter ''c'') is a general-purpose, imperative computer programming language, supporting structured programming, lexical variable scope and recursion, while a static type system prevents many unintended operations.
C++ ("see plus plus") is a general-purpose programming language.
Cadence Design Systems, Inc. is an American multinational electronic design automation (EDA) software and engineering services company, founded in 1988 by the merger of SDA Systems and ECAD, Inc. The company produces software, hardware and silicon structures for designing integrated circuits, systems on chips (SoCs) and printed circuit boards.
The Design Automation Conference, or DAC, is an annual event, a combination of a technical conference and a trade show, both specializing in electronic design automation (EDA).
A hardware verification language, or HVL, is a programming language used to verify the designs of electronic circuits written in a hardware description language.
Object-oriented programming (OOP) is a programming paradigm based on the concept of "objects", which may contain data, in the form of fields, often known as attributes; and code, in the form of procedures, often known as methods. A feature of objects is that an object's procedures can access and often modify the data fields of the object with which they are associated (objects have a notion of "this" or "self").
Specman is an EDA tool that provides advanced automated functional verification of hardware designs.
In the semiconductor and electronic design industry, SystemVerilog is a combined hardware description language and hardware verification language based on extensions to Verilog.
A test bench or testing workbench is an environment used to verify the correctness or soundness of a design or model.
The Universal Verification Methodology (UVM) is a standardized methodology for verifying integrated circuit designs.
Verilog, standardized as IEEE 1364, is a hardware description language (HDL) used to model electronic systems.
VHDL (VHSIC Hardware Description Language) is a hardware description language used in electronic design automation to describe digital and mixed-signal systems such as field-programmable gate arrays and integrated circuits.