Logo
Unionpedia
Communication
Get it on Google Play
New! Download Unionpedia on your Android™ device!
Install
Faster access than browser!
 

Transport triggered architecture

Index Transport triggered architecture

In computer architecture, a transport triggered architecture (TTA) is a kind of processor design in which programs directly control the internal transport buses of a processor. [1]

7 relations: Computer architecture, Dataflow architecture, Instruction set architecture, Reduced instruction set computer, Systolic array, TTA, Very long instruction word.

Computer architecture

In computer engineering, computer architecture is a set of rules and methods that describe the functionality, organization, and implementation of computer systems.

New!!: Transport triggered architecture and Computer architecture · See more »

Dataflow architecture

Dataflow architecture is a computer architecture that directly contrasts the traditional von Neumann architecture or control flow architecture.

New!!: Transport triggered architecture and Dataflow architecture · See more »

Instruction set architecture

An instruction set architecture (ISA) is an abstract model of a computer.

New!!: Transport triggered architecture and Instruction set architecture · See more »

Reduced instruction set computer

A reduced instruction set computer, or RISC (pronounced 'risk'), is one whose instruction set architecture (ISA) allows it to have fewer cycles per instruction (CPI) than a complex instruction set computer (CISC).

New!!: Transport triggered architecture and Reduced instruction set computer · See more »

Systolic array

In parallel computer architectures, a systolic array is a homogeneous network of tightly coupled data processing units (DPUs) called cells or nodes.

New!!: Transport triggered architecture and Systolic array · See more »

TTA

TTA may refer to.

New!!: Transport triggered architecture and TTA · See more »

Very long instruction word

Very long instruction word (VLIW) refers to instruction set architectures designed to exploit instruction level parallelism (ILP).

New!!: Transport triggered architecture and Very long instruction word · See more »

Redirects here:

Transport Triggered Architectures.

References

[1] https://en.wikipedia.org/wiki/Transport_triggered_architecture

OutgoingIncoming
Hey! We are on Facebook now! »